This shareable PDF can be hosted on any platform or network and is fully compliant with publisher copyright.
This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.
If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.
This page is a summary of: Feasible Evaluations of Coupled Multilayered Chip Inductor for POL Converters, IEEJ Journal of Industry Applications, January 2015, Institute of Electrical Engineers of Japan (IEE Japan),
DOI: 10.1541/ieejjia.4.126.
You can read the full text:
The following have contributed to this page
