What is it about?

This paper presents a new attempt to further understand negative bias temperature instability (NBTI) stress in semiconductor devices. NBTI impact has been experimentally investigated on both p-substrate MOS (nMOS-capacitor) and nMOS transistors under accumulation condition, and new findings have been revealed. Indeed, nMOS-capacitor's flat band shift (ΔV FB ) under NBTI stress has disclosed that time exponent (n) and activation energy (E a ) do vary with applied voltage stress pointing out to the contribution of two components, interface (N IT ) and oxide (N OT ) traps. Besides, the threshold electric field delimiting NBTI and stress induced leakage current can be well established. These findings have been confirmed by the appearance of a turn-around effect in nMOS transistors under NBTI stress. Moreover, charge pumping characterization has unveiled that NBTI degradation in nMOS transistor goes through two stages. First, only NIT is created, then simultaneous generation of N IT and N OT takes part.

Featured Image

Read the Original

This page is a summary of: Analysis of NBTI Degradation in nMOS-Capacitors and nMOSFETs, IEEE Transactions on Device and Materials Reliability, December 2018, Institute of Electrical & Electronics Engineers (IEEE),
DOI: 10.1109/tdmr.2018.2874359.
You can read the full text:

Read

Contributors

The following have contributed to this page