What is it about?
As soft-hardware-logic circuits had been proposed in the literature as an alternative for digital circuits taking advantage of the fact that any Boolean function could be implemented with the same cell, just configuring external signals, this work shows a methodology that could be followed particularly for the design of a four bits logic gate, using the so-called neuron MOS transistor (ν-MOS). Simulation results show the feasibility of the design for performing as XNOR, NOR, OR, XOR, AND or NAND logic gates, for instance. In order to extrapolate the design to a higher number of bits, the key issue is to properly consider the weight of the input capacitances in correlation with the number of input bits. A D/A converter can be used as the input stage of the configuration. This design considers the D/A converter-less version since it helps to increase device integration as the number of transistors used is reduced with no difference in its performance. The design should be based on the theoretical floating potential diagram (FPD) of the desired logic gate.
Featured Image
Why is it important?
The design should be based on the theoretical floating potential diagram (FPD) of the desired logic gate.
Perspectives
Read the Original
This page is a summary of: Methodology for the design of a 4-bit soft-hardware-logic circuit based on neuron MOS transistors, International Journal of Electronics, June 2008, Taylor & Francis,
DOI: 10.1080/00207210802015434.
You can read the full text:
Resources
Contributors
The following have contributed to this page