A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter

This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.

If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.